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INTRODUCTION
The application of MBIST for memory testing has been extensively explored and utilized especially into the design of embedded memories as it ease the process of testing as well as enabling a very complex embedded memories being tested thoroughly and efficiently. The design of the MBIST varies and criteria such as the requirement of the testing and the design of the memories are taken into consideration to provide optimum testing. Simple state machine as shown in Figure 1 shows the primary blocks that need to be designed in order to generate a complete system. These blocks interacts with each other to generate the test patterns needed with pre-determine sequences. The data and read/write controller proposed in this paper will be designed as a finite state machine (FSM) BIST that will generate test patterns based on the march-based diagnostic algorithm developed in [1] to distinguish between stuck-at and transition faults. There is much software available that can be used to realize the design. The design features in this paper will be using the Altera Quartus II software to test the Verilog code and generate the RTL abstraction for the controller.
The paper is organized as follows. Section 2 will briefly present the definition of faults that is covered by the algorithms used to develop the MBIST. In section 3, the algorithm as proposed in [1] will be discussed. Section 4 will show the design of the MBIST engine controller together with results obtained from simulation using Altera Quartus II software and the paper will be concluded in section 5.
II. FUNCTIONAL FAULT MODEL
Functional fault models are modeled after faults that are likely to occur in memories. These modeling help to determine the testing approach that can be taken to determine memories functionality. The scope of this paper will only consider the classic single-cell functional fault models which are the stuckat faults (SAFs) and transition faults (TFs). Both of these faults can be defined as:
1) Stuck-At Fault (SAF):A cell is said to have a SAF when it always 0 (SAF0 fault) or always 1 (SAF 1 fault) and cannot be changed to the opposite state. The notation for SAF0 is < /0> and < /1> for SAF1.

2) Transition Fault (TF): A cell is said to have a TF if it fails to transit from 0 to 1 (up transition fault )or from 1 to 0 (down transition fault) when it is written. The notation for the up TF is <Ĺ/0> and <Ļ/1> for down TF.[3]
III. DIAGNOSTIC ALGORITHM TO DISTINGUISH BETWEEN SAFS AND TFS
This section present the algorithms used to design the controller. In [1] , a new march-based diagnostic algorithm that can distinguish SAFs from TFs has been proposed. The SAFs and TFs can be said to be distinguishable if the algorithms used are able to generate different fault syndrome for these faults. Fault syndrome is a corresponding dictionary that is constructed for any given test algorithm that will list all the faults covered by the algorithms together with their syndromes.
The fault syndrome, labelled as (R0,R1,R2…Rn-1) corresponds to n number of Read operations encountered in the March tests. Every Read operation that can detect a particular fault will generate a '1' as its fault syndrome and inversely, a '0' will be assigned if the Read operation does not detect the fault of interest. and generate the RTL abstraction for the controller.
For example, using March C-algorithm as shown in Figure 2 , the SAFs and TFs can be said to be indistinguishable. This can be observed from the fault syndrome generated as shown in Table 1 . The table shows that SAF(0) and TF<Ĺ/0> generates the same fault syndrome of (01010), and similarly, SAF(1) and TF <Ļ/1> also generate the same fault syndrome of (10101). Thus, both of these faults cannot be differentiate using March C-algorithm.
In order to distinguish the SAFs from TFs, new algorithm as proposed in [1] was developed. In this algorithm as shown in Figure 3 , w1 operation in element M2 repeats w1 operation in element M1 to avoid the cell from making any transition. Thus, r1 operation in element M2 will not detect TFs. As a result, the fault syndrome for TF<Ĺ/0> is R1=0, whereas the same r1 operation is able to detect SAF(0) which results in R1=1. [1] The complete fault syndromes as shown in Table 2 demonstrate that SAFs and TFs have different fault syndromes, hence make them distinguishable. For an algorithm in Figure 3 , a state machine diagram of the design can be realized as shown in Figure 4 . The diagram defines control signals and determines when the system proceeds from one element stage to the next. The write-enable signals need to be activated for the first March element followed by alternating read-enable and write-enable's for the rest of the diagram. The next element will be started when the maximum address (max_add) is reached. However, for the elements in decrement address order (֝), the next element will be started when !max_add is reached. The state diagram was implemented using Verilog coding as shown in Figure 5 . Generated waveform simulated using Quartus II as shown in Figure 6 shows that each element is activated upon reaching max_add or !max_add signal and corresponding signals read-enable (read) or write-enable (write) is activated accordingly with relevant signal data being written or read. This can be further seen in Figure 7 , where state 2 which contains R0 element is started after the max_add signal with read-enable in active high state and the signal data is 0.
The RTL abstraction is as shown in Figure 7 . This controller design will be incorporated into a complete MBIST engine together with all corresponding portions for the testing of the proposed algorithm. In this paper, a description related to SAFs and TFs is presented with the intention of covering the aspect of distinguishing both of these faults. Related design based on the selected algorithm was also presented with simulation results to show the functionality of the design. The design of the controller can be used to build a complete MBIST engine to test the effectiveness of the proposed algorithm in distinguishing SAFs from TFs.
